Does anyone have an idea about how to make a Bit-serial data packet generator in VHDL ?

  • Thread starter Thread starter Weer
  • Start date Start date
W

Weer

Guest
The contents of the data packet is Start bits , Header , Data ,Parity and Check-sum. How can we create a generator which sends this type of packets,
 
Back
Top